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Instrumentat10n 1nterfaclng frequently requ1res the llnklng of 1ntell1gent systems together, as well as 
requ1r1ng the llnk ltself to be 1ntell1gent. The a1rborne lnstrumentat10n computer system (AlCS) was devel-
oped to address th,s requ1rement. Its small Slze, approxlmately 254 by 133 by 140 mm (10 by 5 1/4 by 51n In), 
standard bus, and modular-board conflguratlon glve lt the abll1ty to solve 1nstrumentat1on 1nterfac1ng and 
computat1on problems w1thout forclng a redes1gn of the entlre un1t. ThlS system has been used on the F-15 
a1rcraft d1g1tal electron1c englne control (DEEC) and ltS follow-on eng1ne model der,vat,ve (EMD) proJect, 
and ln an OV-1C Mohawk alrcraft stall-speed warn1ng system. The AICS 1S presently undergo1ng conf1guratlon 
for use on an F-104 pace alrcraft and on the advanced flghter technology 1ntegrat1on (AFTI) F-111 alrcraft. 
NOMENCLATURE 
AFT I 
AICS 
ARINC-429 
DEEC 
DM 
EEPROM 
EMD 
EPROM 
I/O 
LCD 
1 0 INTRODUCTION 
advanced f1ghter technology 1nte-
gratlon 
alrborne lnstrumentatlon computer 
system 
Aeronaut1cal Radlo, Inc. spec1f1-
catlon number 
d1g1tal electron1c eng1ne control 
d1rect memory access 
electrlcally erasable program-
mable read-only memory 
englne ~odel der,vat,ve 
erasable programmable read-only 
memory 
lnput/output 
llqU1d crystal d1splay 
LSB 
LSI 
MIL-STD-1553 
MSB 
PCM 
PROM 
R~ 
RMDU 
RS-232C 
TTL 
USART 
least slgn1f1cant byte 
large-scale lntegratl0n 
mllltary standard number 
most slgnlf1cant byte 
pulse code modulat1on 
programmable read-only memory 
random access memory 
remote mult1plexer d1g1t1zer unlt 
Electron1cs Industry Assoc1at1on 
standard number 
translstor-translstor lOglC 
unlversal synchronous/asynchro-
nous rece1ver transm1tter 
The 1ncreas1ng dlg1tal nature of a1rcraft be1ng tested at NASA Ames Research Center's Dryden Fl1ght 
Research Facll1ty has 1ncreased the need for flexlble d1g1tal 1nstrumentatlon sJstems. Test alrcraft tYP1-
cally have dlg1tal systems of un1que des1gn on board and researchers need to derlve data from those systems. 
These a1rcraft often have mln1mal space for fllght-test lnstrumentat1on. ThlS paper addresses the need for 
a system that 1S capable of 1nterfac1ng spec1al dlg1tal systems to pulse code modulatlon (PCM) systems and 
prov1des onboard eng1neer1ng calculatlons and dlsplay. The development of the system lS d1scussed, and 
several examples are descrlbed. 
2.0 THE PROBLEMS 
A1rcraft 1nstrumentat1on systems used at NASA Ames Dryden are bU1lt e1ther In-house or by a contractor. 
When a proJect 1S des1gned 1n-house, NASA has the cho1ce of select1ng those systems that correspond well to 
eng~neerlng experlence and data reductl0n methods. When an lnstrUmentatlon system 15 contractor bUl1t (off-
slte), it 15 frequently of a unlque deslgn, or of a deslgn that does not lend ltself to merge gracefully 
with the Ames Dryden data systems. 
Because space on an alrcraft is llm1ted, there lS typlcally very llttle room to house an lnstrumenta-
tlon system. 
ProJect requlrements, regardless of where they orlglnate, tend to be evolutl0nary. Because of unfore-
seen data requlrements, new ldeas, or lack of foreslght, lnstrumentatlon systems may requlre modlflcatlons. 
What appears to be a m1nor modlflcatlon can cause slgnlf1cant changes ln the overall system. 
Real-t1me data reductlon lS deslred on a number of fllght proJects that are flown at Ames Dryden. The 
Justlflcatlon for these requlrements include savlng fllght tlme by lmmedlately determlnlng lf a data run 
has produced the requlred data, help1ng the pllot 1dent1fy a pot~nt1al problem ln hlS fl1ght systems and 
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allow1ng h1m to take correct1ve action, dynamically changing the flight plan based on observed data, and 
reduc1ng the postflight data reduction tasks. 
Research fl1ghts are becoming longer in durat10n and are increasing in frequency. ThiS puts real-time 
data reductl0n faCIlItIes at a premium. Postfllght data reductIon 1S a tlme-consuming process and reqUIre-
ments for use of thiS faCll1ty add significant delays in prOViding researchers With flight data. Methods 
to shorten the tlme rpqulrements on these facilltles are therefore deSIrable. 
F1nally, manpower and budget constraints are 1ncreas1ngly becoming a problem. 
In short, a small, versatlle, programmable, and InexpensIve dIgItal Interface and calculatlon system 1S 
np~ded 
3.0 A SOLUTION 
Solutlons to problems are derIved from experIence, knowledge, and the use of avaIlable eqUIpment. The 
Solut1on presented here is not necessarily in the order of that WhiCh was followed, but all of the items 
were pssentlal 1n the production of the final result At all times, slmpllclty and fleXibility of des1gn 
were kept 1n mlnd, as was servIceabilIty of the eqUIpment. An effort was made to solve many Instrumenta-
t10n problems at once by developing multipurpose and standard1zed units 
3.1 Bus Selectlon 
Several buses were conSIdered Deslgn goals lncluded SImplICity of bus archltecture, small SIze, and 
ava1lab1l1ty of low-cost commerclal boards and prototype bUlldlng cards The STD bus (Ref. 1) met those 
des1gn goals. It was deslgned to work wlth 8-blt mlcroprocessors and has an 8-blt data path An 8-blt 
mlcroprocessor (as opposed to more compllcated, newer 16-blt mlcroprocessors) was deemed adequate for most 
fllght test appllcatlons. The bus supplles clrcult boards wlth +5 V, +12 V, and -12 V. No onboard regula-
tors were requlred for translstor-translstor 10glC (TTL) clrcultry, thus savlng board space. 
3.2 Enclosure 
The computer enclosure has to be as small as posslble to flt ln the llmlted space of most alrcraft, 
yet be large enough to accommodate three wire-wrapped prototype cards or SlX prlnted Clrcult cards. ThlS 
rpqulrps a m1nlmum of 15.875 mm (0.625 In) spaclng between card slots. As prototype cards are debugged 
(problems located and flxed) and made lnto prlnted clrcults, more space lS avallable for addltlonal proto-
types In th,S way, the same enclosure can be used by both prototype and flnal systems A number of these 
boxps were manufactured at Ames Dryden wlthout detaIlIng the mountlng of power supplles and connectors. 
Th1~ glves each proJect the flex,b,l,ty to determlne what lnterface connectors to use on the AICS. Slgnals 
can be functIonally grouped 1n dlfferent connectors. InexpensIve off-the-shelf connectors can then be uspd, 
whlch reduces the problem of speclal connectors belng out of stock 
3.3 M1crocomputer Board Selectlon 
A number of Interface cards were commercIally avaIlable for the STD bus, but the avaIlable mlcroproc-
pssor cards were not functIonal 1n a very small sy~tem Slnep as much room as pOSSIble should remaIn in 
thp pnclosure for proJect-dependent lnterfaces, the baslc general purpose computer and standard 1nput-
output Circultry should be contaIned on one card. Because some proJects requlre the processlng of slgnlf-
lcant amounts of real-tIme complex engIneerIng equatIons, an arIthmetIC or fioating-polnt processor was 
uspd SInce the card needed to WIthstand rugged flIght envlronments, and one was not avaIlable that satIs-
flPd all of the above reqUIrements, a deClSlon was made for an In-house deSIgn of the mIcrocomputer board. 
4.0 HARDWARE SYSTEM DESCRIPTION 
The AICS conslsts of an enclosure approxlmately 254 by 133 by 140 mm (10 by 5 1/4 by 51a in) and contalns 
a slngle-board mlcrocomputer that plugs lnto an lndustry-standard STD backplane. ThlS backplane accom-
modatps e1ther commerc1ally avallable or speclally deslgned interface boards The enclosure ltself can be 
configurpd to fIt the needs of the IndIvldual proJect WIth respect to power supplles and external connec-
tlons. TYP'Cal proJect conflguratlons YIeld an AICS power consumptlon of under 50 W. HaVing the power 
supply determlned by the proJect allows state-of-the-art power converters to be uspd as they become avall-
ablp. r1g 1 lS an lnternal Vlew of the F-15 dlgltal electronlc engine control (DEEC) prototype AICS and 
'lg 2 shows an enclosed AICS as used ln the OV-1C aircraft. 
The heart of the AICS system lS a mlcrocomputer board that plugs lnto a wlde-spaced STD bus backplane 
that contalns SlX card slots. There are enough standard perIpheral components on the processor board so 
that the f,ve rpmaln1ng STD bus slots can be devoted to speclal system requlrements. 
4 1 Mlcrocomputer Board DescrIptIon 
The slngle-board computer uses Six-layer prlnted Clrcult tpchnology to accommodatp a number of large-
scale 1ntpgratlon (LSI) components on a slngle board measurlng 114.3 by 165 1 by 1 6 mm (4.5 by 6 5 by 
1/16 1n). The board contalns 
1. One B085A microprocessor. 
2. One 8231A floatlng-polnt arithmetiC processor. 
8 kllobytes of 2732 erasable programmable read-only memory (EPROM). 
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4 2 kllobytes of elther 2716 EPROM or 6116 random access memory (RAM) plus 256 bytes of RAM ln an 
0155 RAM lnput-output (I/O) port. 
5. Two 8251 un1versal synchronous/asynchronous rece1ver transm1tters (USART) that can be used e1ther 
w1th TTL slgnals or RS-232C level slgnals provlded by the 75188 llne driver and the 75189 llne 
rece1ver. 
6. Three 16-b1t programmable t1mers in an 8253 programmable timer (two used for USART bit rate 
control). 
7. 22 bltS of parallpl I/O uS1ng the 8155. 
8. Address decodlng uSlng 82S131 programmable read-only memory (PROM). 
9. STD bus lnterface. 
10 Fllght-quallfled, low-proflle sockets that every lntegrated Clrcult plugs lnto. 
11. Board confIguratIon controlled by Jumpers on the user Interface connector. 
Flg 3 lS a slmplifled block dlagram of the slngle-board computer and Flg. 4 lS a photograph of the 
multllayer board. One reason the 8085A mlcroprocessor (Ref. 2) was chosen was because of ltS superlor 
lnterrupt clrcultry It allows d1rect lnputs for one unmasked and three masked lnterrupts wlth varloUs 
combInatIons of level and edge trIggerIng, as well as allowlng one 11ne for up to seven externally vec-
tored lnterrupts. Because lnstrumentat10n proJects are 1ntensely real-t1me or1ented, 1nterrupts are used 
extenslvely_ Good prIorIty lnterrupt CIrcuItry on the mIcroprocessor chIP can rpduce the mIcrocomputer 
board component count. 
The SOS5A 1S clocked by a crystal operatlng at a frequency of 6.144 MHz. It Y1elds a mlcrocycle t1me 
of 326 ns A typ1cal 1nstruct1on completes 1n 2 to 3 ~s. Address, data, and control llnes (such as 
Read, Wr1te, Clock, I/O-Memory select, Address Latch Enable, and Respt) are bused to all of the per1pheral 
CIrcuIts. 
The 8155 provldes two 8-b1t and one 6-b1t parallel 1nput/output ports, 256 bytes of stat1c RAM, and a 
14-b1t programmable t1mer for the board (Ref. 2). Two 2732 EPROMs (Ref. 2) prov1de the board w1th 8 k1lo-
bytes of program memory, w1th the rema1nlng 2 k,lobytes of memory be1ng e1ther a 2716 EPROM (Ref. 2) or a 
6116 RAM (Ref. 3) 
TWo 8251 Integrated CIrcuIts (Ref 2) provIde US ARTs to the board TheIr bIt rates arp determIned by 
the 8253 programmable t1mer Wh1Ch allows separate control of the two 8251 b1t ratps. The USARTs can be 
programmed to operate In elther a synchronous mode at 0 to 64,000 bIts per second or In an asynchronous 
mode at 0 to 19,200 b1tS per second. The 75189 and 75188 1ntegrated clrcu1ts (Ref 4) prov1de RS-232C I/O 
slgnal level 1nterfaclng. 
The onboard address decod1ng lS prov1ded by three 82S131 PROMs (512 by 4 b1tS each). Use of PROM 
decoders allows maXlmum flex1b1llty 1n determ1n1ng onboard addresses (there 1S no fragmentat10n of memory 
or I/O addresses - all addresses are contlguous and un1que) as well as allow1ng offboard dlrect Memory 
access devIces to access the computer board's memory. Use of dIscrete lOgIC to accomplIsh these tasks 
would take up too much room on the board. 
Probably the most 1mportant factor 1n mak1ng th,S board unlversally appl1cable to many real-t1me 1nstru-
mentat10n systems lS the use of the 8231A ar1thmet1c processor. The 8231A 1ntpgratpd C1rcu1t 1S a powerful 
processor that w1lI perform slnglp- and double-prec1s1on f1xed-polnt, as well as floatlng-po1nt arlthmet1c 
and sC1ent1flc calculat10ns (Ref. 2). Thus all of the mathemat1cal operatlons can be off loaded to the 
arlthmet1c processor Wh1Ch conta1ns a 32-b1t w1de 1nternal data path. Benchmark tpst1ng has 1nd1cated that 
a ten- to twentyfold-sav1ngs 1n execut10n t1me can be real1zed by uS1ng the ar1thmet1c processor (Ref. 5). 
Executlon t1mes of float1ng-po1nt 1nstruct1ons 1n the ar1thmet1c processor vary cons1derably, for example, 
thp floatlng-po1nt mult1ply 1nstruct1on takes approx1mately 50 ~s and a COS1ne operat1on takes 1.34 ms 
(Ref 2). 
The 8231A 1S 1nterfaced to the 8085A through the 8-b1t data bus, control llnes for Read and Wr1tp, 
Clock, ChlP select, and the least slgn1f1cant address llne. Th1S address llne, 1n conJunct1on w1th Read 
and Wrlte slgnals, tells the 8231A what types of operat1ons 1t w1lI be d01ng, (for example, data entry or 
command). The 8085A passes data and commands to the 8231A, and rece1ves results back from the 8231A. Data 
1S stored 1nternally on a stack 1n the 8231A. The data stack 1S e1ther 16 b1ts or 32 b1tS w1de, depend1ng 
on the operatIon The B08SA 15 typically programmed to walt for the completIon of each command It sends to 
the 8231A. ThIS 1S thp most straIghtforward way to program It. The BOSSA could, however, be programmed 
to 1nltlate the 8231A 1nstruct1on, cont1nue w1th 80S5A 1nstruct1ons, and check the status of the 8231A only 
when ltS result lS requ1red by the 8085A. Th1S would lncrease the 1nformation proceSSing rate (throughput) 
ln some cases, but generally the arIthmet1c operat1ons are done cont1guously. Therefore, the program 
throughput would not be enhanced by thIS alternate scheme. It WOUld, however, requIre a larger code space 
b~causp of th~ extra status checks reqUIred. 
4 2 Telemetry Interface 
Telemetry systems at Ames Dryden use data words that are between 8 and 12 b1tS long - typ1cally, 
10 bltS. Onboard computer systems that need to 1nterface to the telemetry system frequently have word 
lengths that are 16 bIts long. Two asynchronous actIvItIes are takIng place 1n the system data comIng 
lnto the AICS from the onboard computer or data system, and data beIng passed from the AICS to the 
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tplemetry system. Because these two actIvItIes are asynchronous, It IS necessary to ensure that a data 
word of 16 bItS does not get half transferred In (8 bItS) at a tIme when the telemetry system IS request-
Ing a whole transfer out. ThIS IS accomplIshed by latchIng all 16 bIts and transferrIng them all at the 
same tIme to a 16-blt memory. When the telemetry system requests data, all 16 bItS are read out of memory 
at once and stored 1n a reglster where the telemetry system can access them. 
To Interface the AICS wlth a remote multIplexer dlgltlzer unIt (RMDU) PCM system, two boards were 
dpslgned. Flg. 5 IS a slmpllfled block dIagram of the CIrCUItry on these boards. One board contaIns the 
mp~~ry accesslble by the PCM system and the other contaIns the dlrect memory access (DMA) controllpr that 
t~p ?eM system uses to Interrogate the PCM memory The basIc operatIon can be summarIzed as follows The 
central processor places data In the two 8-blt latches, then sImultaneously wrItes them Into the PCM acces-
slble memory as a sIngle 16-blt value. The PCM Input port IS organIzed In 10-blt unIts. When the PCM sys-
tem reques ts a value through a PCM word reques t sIgnal, the "g11 tch" detector (a g11 tch IS a spurIOUS asyn-
chronous SIgnal that IS to be Ignored) verlfles the valldlty of t,e request. A dlvlde by two latch actI-
vates the DMA controller every second PCM word request. The DMA controller presents the requested 16-blt 
data to the PCM Input port WIthIn 4 ~s. The most SIgnIfIcant 10 bItS are taken by the PCM on that request. 
The next PCM word request multIplexes the lower order 6 bItS WIthout reqUIrIng another memory read. The 
PCM end of cycle SIgnal resets the dIVIde by two latch to ensure synchronIzatIon of the DMA actIVIty WIth 
the telemetry system. It also termlnates the DMA actIVIty for that cycle ThIS SIgnal IS requIred only 
once to synchronIze the telemetry data map WIth the Interface, but contInuous use of thIS SIgnal ensures 
that tranSIent Improper operatIon WIll not cause the Interfacp to lose synchronIzatIon for very long. 
4 3 VOlce Output 
ThlS board was deslgned to Interface the processor WIth a speech syntheslzer through the STD bus. 
Flg. 6 IS a slmpllfled block dIagram of thIS board. It uses a Votrax SC-01 phoneme speech syntheslzer 
(Ref 6) that has 64 dIfferent phonemes. Clrcultry has been added to allow extended pItch control. An 
8755 Integrated clrcult (Ref 2) IS used to control varIOUS onboard functIons, as well as prOVIde 2 kllo-
bytes of onboard EPROM for word tables or addItIonal programmIng space. Use of a phoneme-based speech 
syntheslzer allows customIzed vocabularles to be programmed and tested InexpenSIvely. (Phoneme synthe-
SIzers sound mechanIcal, yet are IntellIgIble.) 
5.0 Software Deslgn 
Programmlng the AICS for a speCIfIC proJect IS a maJor part of the appllcatlon effort To effectIvely 
accompllsh that, software development tools are requlrpd. One of the tools avallable at Ames Dryden IS a 
powerful relocatlng cross assembler on a mInIcomputer. Instead of flillng up the AICS memory WIth an eXIst-
Ing operatlng systpm and spendlng a lot of tIme workIng around l.t (and locatIng the problems, or "bugs"), 
the system software was completely deSIgned and taIlored to thp partIcular nepds of flIght test Instru-
mentatlon ThlS optImIzed the code Slze, as well as prOVIdIng In-house knowledge of the Inner software 
workIngs. 
The InstrumentatIon reqUIrements 
(low overhead), the abl11ty to stand 
and slmp11cl ty In order to achIeve 
that dlctate the software deSIgn Include functIonally optlmlzed code 
alone (nonvolatIle program memory), optImal utl11zatlon of hardware, 
functIonally optImIzed code, all code was wrItten In assembly language. 
HIgh-level computer language compllprs that optlmize codp were not ava~lable for thIS system Extpnslve 
usp of user-defInable operatIon codes (macros) In the macro assembler raIsed the level of programmIng to 
dlmost that of a hIgh-level language, but rptalned optlmlzlng characterIstICS by assembllng only what was 
needed The use of a lIbrarIan allowed lInkage of only those routInes requlred by the programmIng The 
use of a mIcroprocessor hardware emulator allowed program development to proceed wlthout requlrlng the pro-
gram development code to be part of the m1croprocessor software. The use of the real-t1me hardwarp emula-
tor 1S an 1ndispensable tool 1n developIng m1croprocessor systems 1n a tlme-effect1ve man~er. 
Reasons for programmlng In a hlgh-Ievel language (such as FORTRAN or PASCAL) Include the need for 
formatted Input/output, floatlng-polnt formula calculatlons, and ease of programmIng and debuggIng (flnd-
Ing errors). USlng macro codlng, formatted Input/output and floatlng-polnt formula calculatlons were 
accompllshed. Ease of programmlng usually ImplIes separatIon from hardware, WhICh, by the nature of th,S 
system, 1S undeSIrable 
subroutInes. 
A reasonable compromIse has been achIeved by the use of l1braries of macros and 
6 0 EEPROM DATA STORAGE TECHNIQUE 
In data acqUISItIon systems requlrlng small amounts of data, electrIcally erasable programmable read-
only memory (EEPROM) IS useful In prOVIdIng nonvolatIle storage It allows fllght-dependent documentatIon 
data and callbratlon coefflclents to be entered wlthout reqUIrIng removal of components for programmIng. 
It does not requ1rp battpry backup, It IS InexpenSlve, and because It IS SolId state It has no mOVIng 
parts The technlque of uSlng EEPROM for data storage was used on the OV-1C aIrcraft stall warnIng system 
to store flIght parameters at moments determlned by the pllot. After engIne shutdown, data could be off-
loaded (In both uncallbratpd and calIbrated forms) dlrectly from the AICS to a prlnter to provlde hardcopy 
of the fllght data. 
7.0 ENVIRONMENTAL CONSIDERATIONS 
ExhaustIve envIronmental tests have not yet been conducted on the AlCS. However, one configuratlon 
pre~ented In sectIon 8.2 has been VIbrated to NASA process speclflcatlon 21-2, curve A (±2g from 32 to 
500 liz) Forced aIr ventIlatIon of at least 0.850 m3/mln (30 ft 3/mln) has been used on all flYlng systems. 
All components used on the mlcroprocessor board are avaIlable In milltary-specified (MIL-SPEC, harsh enVl-
ronment) form. The temperature regImes of current applIcatIons have allowed the use of commerCIal grade 
components, thus savlng development cost. 
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8.0 APPLICATION EXAMPLES 
B.l p-15 EMD (DEEC) 
Thp AICS 1S presently being used on the F-15 aircraft DEEC and its follow-on engine model derlvat1ve 
(EMD) proJect. ThiS aircraft is fitted with two DEEC computers F1g. 9 is a simplified block diagram of 
the F-15 DEEC 1nstrumentatl0n system. The AICS 1S acting as the interface between the two DEEC computers 
and the PCM system. Each of the DEEC computers sends 16-blt data asynchronously to the AICS in 8-b1t 
guantums at 9600 bits/sec. Each data frame consists of 100 16-blt words, including 1 16-blt synchron1za-
t10n word The USARTs on the AICS microprocessor board receive thiS data and 1nterrupt the m1croprocessor, 
Wh1ch in turn decommutates the data and places it in the memory on the PCM memory card. The telemetry sys-
tem retr1eves thiS data as described in sect10n 4 2. Status words are formed by the AICS to determine the 
health of the system, 1ncludlng program status, data-stream status, and synchron1zatl0n status. Th1S sta-
tus information 1S passed to the telemetry system for real-time evaluation. 
The number of words per frame of asynchronous data, as well as the number of DEEC engines (one or two) 
tested, has varied. Slnce the AlCS 1S a mIcroprocessor-based deslgn, only software modificatlons have been 
required to reconf1gure 1t for the d1fferent conflgurat1ons. 
8 2 OV-1C A1rcraft Stall Warn1ng 
The AICS is also being used to test a stall warning concept aboard a Un1tpd Statps Army OV-1C Mohawk 
a1rcraft (Ref. 7) 1n a JOint NASA/Army proJect. F1g. 8 1S an overall block diagram of the OV-1C stall 
warn1ng system. Th1S system represents the most complex use of the AICS to datp, and serves to 111ustrate 
the potent1al power of the AICS. It prOVides nearly all of the functions associated with real-time data 
collect1on and d1splay including 
1. data acqUISItIon VIa two 10-blt dlgltal Inputs, 
2. data acqu1slt1on V1a n1ne analog 1nputs, 
3. sensor cal1brat1on ass1stancp, 
4 real-tIme engIneerIng unIt calculatlons, 
5 real-t1me control of synchro-dr1ven COC~P1t 1nd1cator needles d1splaY1ng airspeed and stall 
speed, 
6. a V01ce synthes1zed aural warning of approaching stall to the p1lot, 
7 audible sensor limit warn1ng to the fl1ght test eng1neer, 
8. nonvolatlle data storage, 
9. real-t1mp data d1splay of uncallbrated 1nstrumentatl0n counts, as well as png1neer1ng unit data, 
and 
10 postfl1ght dump of the raw data or eng1neer1ng un1t data for 1mmed1atp analys1s. 
Use of a hand-held llqU1d crystal d1splay (LCD) keyboard data entry and d1splay un1t (F1g. 9) allows the 
fllght tPst engIneer to access flight data and enter selected coefflClents. 
8 3 Advanced F1ghter Technology Integrat10n (AFTI) F-lll A1rcraft 
The AFT I program is studYing the concept of a var1able camber w1ng on an F-lll airplane. It has a com-
plex control system that 1S controlled by two airborne computers. ThiS system was designed by a contractor 
and 1S another example of the requ1rement of a unique lnterfacp to NASA's PCM system. The AICS hardware 
used for th1S 1nterface task 1S nearly ldent1cal to the set uspd on the F-15 a1rcraft. It was only ~eces­
sary to add one lIne recelver card. Becausp of the fleXlblllty Inherent 1n the mIcroprocessor-based i~s11n 
of the AICS, the remaln1ng mod1flcat1ons requ1rpd by the proJect were completed 1n the software. 
9 0 PLANNED APPLICATIONS 
9.1 P-l04 Pace A1rcraft 
Development IS underway to use thp AlCS as a rpal-tlme calculatIon and dlsplay system for alrcraft 
paclng work. It would, based on Pltot/statlc pressure sensor lnput, provlde altltude, alrspeed, and 
posLt1on-error corrected Mach number display to the pilot or flight test eng1neer, as well as optionally 
lnsprt thls InformatIon lnto the PCM system for comparlson wIth ground data ca1culatlons. F1g. 10 1S a 
sLmplLf1ed block diagram of th,s 1nstrumentatl0n system 
9.2 Intpgrated Sensor System Front Panel Controller 
The mlcrocomputpr board developed for AICS 1S also belng used 1n a ground-based proJect as a control-
ler for data pntry and d1splay Via an ARINC-429 data bus (Ref. 8). The ARINC-429 bus is used as the com-
munlcatlon bus for state-of-the-art strapdown lnert1al navlgatlon systems beIng used at Ames Dryden. The 
samp software development tools that were used for the airborne AICS are also used for thiS proJect. 
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10 0 PLANNED ENHANCEMENTS 
Planned enhancements to the system 1nclude the ab111ty to 1nterface w1th d1fferent types of PCM sys-
t~ms (In addltlon to the RMDU), 1nterface w1th the MIL-STD-1553 data bus (Ref. 9), and decommutate data 
from onboard PCM systems so that the AICS can take advantage of telemetered data rather than requ1r1ng the 
AlCS to 1nterface to the sensors d1rectly. 
T1mp-1ntegrated parameters, such as current a1rcraft we1ght, could be calculated 1n real t1me on an 
~lr~raft us~ng the ArCS These parameters could be passed on to the flIght recorder or ground statl0ns. 
ThIS would sImplIfy postflIght data reductIon by allowlng tIme-Integrated fllqht parameters to be observed 
w1thout requ1r1ng that a fl1ght tape be replayed for 1ntegrat10n. 
To Increase the system InformatIon processIng rate, multIprocessIng could be used In the AlCS. 
Although the STD bus, by v1rtue of 1tS slmpllclty, lS not deslgned for multlprocesslng, lt could be 
ach1eved by electrlcally Spllttlng the STD backplane lnto two or more lndlvldual STD buses. The mlcro-
computers on each bus could then be responslble for dlfferent processes and commUnlcate wlth each other 
through theIr parallel or serIal I/0 lInes on the user Interface connector. Thus a dIvISIon of labor 
would be achleved wlthout alterlng the bus archltecture or requlrlng substantlal rewr1tlng of system 
software. 
Another approach for lncreaslng the system's lnformatlon processlng rate lS to use perlpheral proc-
essors on boards that are lnterfaced to the host mlcrocomputer board through the STD bus. The host m1cro-
computer would act as overall system controller, but the perlpheral processors could handle speclal purpose 
I/0 requlrements. 
As LSI manufacturIng technIques Improve, more powerful mIcrocomputer components are beIng bUIlt In 
smaller packages that use less power than prevlously posslble. Th1S offers the posslblilty of uSlng these 
more powerful mIcrocomputers In a system the SIze of the AlCS. In order to malntaln the current STD bus 
Intprface for compatlblllty, an 8-blt data path would need to be malntained off the mIcrocomputer board, 
but a 16-blt (or larger) data path could be used on the mlcrocomputer board ltself to lncrease bandw1dth. 
11.0 CONCLUSIONS 
FleX1ble a1rcraft 1nstrumentat1on 1nterfaces such as the aIrborne 1nstrumentatlon computer system 
(AlCS) are obtalned by uSlng a mlcroprocessor-based system deslgn. Large-scale lntegratlon (LSI) tech-
nology allows these computer systems to be small enough to f1t ln most test alrcraft. Because of soft-
ware tools, proJect mod1flcations can frequently be made WIthout requlrlng hardware redes1gns. A common 
set of hardware can be used for several proJects, thus decreaslng the overall cost of eng1neerlng each 
system. The use of a floatlng-polnt arlthmetlc procpssor allows real-tlme englneerlng equatlon calcula-
tlons to take place onboard the alrcraft for dlsplay In the COCkPlt or for telemeterlng to the ground. 
Thls shortens t~e tlme requlrements for a ground-based real-tIme data reduct10n faCIlIty Onboard calcu-
lat10n of tlme-lntegrated parametprs (such as gross welght) slmpllfles postfllght data reductlon by allow-
1ng tlme-lntegrated fllght parameters to be observed wlthout havlng to rpplay an entlre fllght tape to 
1ntpgrate them. ThIS saves 1n postfl1ght data reduct10n tlme. SIgn1fIcant savlngs 1n data analYSIS and 
1nstrumentation modlflcation tlmes are reallzed USIng thlS deslgn. 
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ECN 22636 
Figure 1. AICS box (DEEC prototype configuration). 
ECN 24940A 
Figure 2. AICS box (OV-IC configuration). 
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Figure 4. Single-board microcomputer. 
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